Sub-Threshold Standard Cell Sizing Methodology and Library Comparison
نویسندگان
چکیده
منابع مشابه
Sub-Threshold Standard Cell Sizing Methodology and Library Comparison
Scaling the voltage to the sub-threshold region is a convincing technique to achieve low power in digital circuits. The problem is that process variability severely impacts the performance of circuits operating in the sub-threshold domain. In this paper, we evaluate the sub-threshold sizing methodology of [1,2] on 40 nm and 90 nm standard cell libraries. The concept of the proposed sizing metho...
متن کاملA Sub - threshold Cell Library and Methodology
Sub-threshold operation is a compelling approach for energy-constrained applications where speed is of secondary concern, but increased sensitivity to process variation must be mitigated in this regime. With scaling of process technologies, random within-die variation has recently introduced another degree of complexity in circuit design. This thesis proposes approaches to mitigate process vari...
متن کاملStandard cell library design for sub-threshold operation
• A submitted manuscript is the author's version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website. • The final author version ...
متن کاملDeveloping a Standard Cell Library for Sub - threshold Source - Coupled Logic
2 ACKNOWLEDGMENTS I am grateful to many people who supported and encouraged me during the work leading to this master project. I would like to specially thank Prof. Y. Leblebici, the director of Microelectronic Systems Laboratory (LSM), for his extensive support during master study and guiding me to select worthwhile research topics for both semester and master projects. I am grateful to him an...
متن کاملA Sub-threshold 9T SRAM Cell with High Write and Read ability with Bit Interleaving Capability
This paper proposes a new sub-threshold low power 9T static random-access memory (SRAM) cell compatible with bit interleaving structure in which the effective sizing adjustment of access transistors in write mode is provided by isolating writing and reading paths. In the proposed cell, we consider a weak inverter to make better write mode operation. Moreover applying boosted word line feature ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Low Power Electronics and Applications
سال: 2013
ISSN: 2079-9268
DOI: 10.3390/jlpea3030233